
CS4341A
6
DS582F2
2.
TYPICAL CONNECTION DIAGRAM
13
Serial Audio
Data
Processor
External Clock
MCLK
AGND
AOUTB
CS4341A
SDIN
LRCK
VA
AOUTA
3
4
5
14
0.1 F
+
1F
12
+3.3V or +5.0V
3.3 F
10 k
C
560
560
+
Micro-
Controlled
Configuration
8
6
7
SCLK
1
2
SCL/CCLK
SDA/CDIN
AD0/CS
RST
MUTEC 16
OPTIONAL
MUTE
CIRCUIT
15
1F
0.1 F
Audio
Output A
Audio
Output B
R L
+
10 k
.1 F
1F
9
10
11
REF_GND
FILT+
VQ
C=
4πFs(R 560)
L
R560
L +
Figure 1. Typical Connection Diagram